FPGA-based System for In-Line Measurement of Velocity Profiles of Fluids in Industrial Pipe Flow

Original Citation:
FPGA-based System for In-Line Measurement of Velocity Profiles of Fluids in Industrial Pipe Flow / Ricci, Stefano; Meacci, Valentino; Birkhofer, Beat; Wiklund, Johan. - In: IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS. - ISSN 0278-0046. - ELETTRONICO. - 64:(2017), pp. 3997-4005. [10.1109/TIE.2016.2645503]

Availability:
This version is available at: 2158/1069370 since: 2017-05-25T08:56:58Z

Published version:
DOI: 10.1109/TIE.2016.2645503

Terms of use:
Open Access
La pubblicazione è resa disponibile sotto le norme e i termini della licenza di deposito, secondo quanto stabilito dalla Policy per l'accesso aperto dell'Università degli Studi di Firenze (https://www.sba.unifi.it/upload/policy-oa-2016-1.pdf)

Publisher copyright claim:
Conformità alle politiche dell'editore / Compliance to publisher’s policies
Questa versione della pubblicazione è conforme a quanto richiesto dalle politiche dell'editore in materia di copyright. This version of the publication conforms to the publisher's copyright policies.
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS

FPGA-Based System for In-Line Measurement of Velocity Profiles of Fluids in Industrial Pipe Flow

Stefano Ricci, Senior Member, IEEE, Valentino Meacci, Student Member, IEEE, Beat Birkhofer, Johan Wiklund

Abstract—The rheology of a fluid flowing in an industrial process pipe can be calculated by combining the pressure drop and the velocity profile that the fluid develops across the tube diameter. The profile is obtained non-invasively through an ultrasound Doppler investigation. Unfortunately, at present, no system capable of real-time velocity profile assessment is available for in-line industrial rheological measurements, and tests are operated by manually moving fluid specimens to specialized laboratories. In this work we present an embedded system capable of in-line and real-time measurement of velocity profile and pressure drop, which enables the automatic rheological characterization of non-Newtonian fluids in process pipes. The system includes all the electronics for the ultrasound front-end, as well as the digital devices for the real-time calculation of the velocity profile. The proposed system is high programmable, low-noise and specifically targeted for industrial use. It is shown capable of producing, for example, 512-point velocity profiles at 45 Hz rate. An application is presented where a sludge fluid, flowing at 600 L/min in a 48 mm diameter high-grade stainless steel pipe, is characterized in real-time with a ±5% accuracy.

Index Terms— Fluid flow control, Fluid flow measurement, Doppler measurement, Fluid characterization

I. INTRODUCTION

In chemical, pharmaceutical and food industries the final product is obtained through several manufacturing processes that involve different fluids and suspensions. An accurate monitoring of the characteristics of such fluids during the production is of paramount importance for ensuring the quality of the final product [1]. While parameters like temperature and pressure are easily acquired in-line with simple sensors, the measurement of rheological data, like the fluid viscosity, presents several challenges. Currently, fluid specimens are manually extracted from the production chain, moved to laboratory, and analyzed off-line by rotational rheometers. This procedure is time consuming, only part of the fluid is monitored, and the result is not available in real-time. Moreover, this manual procedure is not compatible with the computerized and automatic process control of the industry. A few in-line rheometers have been tested for a small number of applications, but since they are typically able to determine the viscosity only for a single shear rate, their success was limited.

Rheological parameters of a fluid flowing in a process pipe can be obtained in-line by measuring the pressure drop between 2 points at known distance, and the velocity profile that the fluid develops along the diameter [2]. The velocity profile can be acquired through nuclear magnetic resonance or laser velocimetry [2][3], but the equipment is expensive, cumbersome, needs windows and/or modification of the pipe, and, moreover, laser light does not penetrate opaque fluids.

Ultrasound techniques have been playing an important role in the monitoring of industrial fluids for long time [4]. Among these techniques, the Pulsed Ultrasound Velocimetry (PUV) method allows the assessment of the velocity profile, and thus represents an attractive alternative for rheological measurements. Although the PUV method is known for industrial applications since the 1980s [5], the few available industrial instruments that exploit PUV are limited to simple acquisition boards without computational capability. They should be connected to a centralized host computer where the velocity profile is calculated out-of-line, and do not support a real-time, continuous monitoring of the fluid.

Embedding the calculation of the velocity profile in the board represents a necessary step towards a compact industrial instrument with real-time capability. Unfortunately, the velocity profile calculation includes high-demanding steps, like coherent demodulation, data reordering, spectral analysis, filtering, etc. that require devices capable of moving and processing large quantities of data in limited temporal slots. Field Programmable Gate Arrays (FPGAs) [6] offer a wide calculation power at low cost, and are nowadays employed in several industrial systems [7], including ultrasound apparatuses [8] and flow-control instruments [9].

In this work we present a compact, fully programmable and
Every pulse repetition interval (PRI) an ultrasound burst, typically constituted by 3 to 10 sinusoidal cycles at \( f_i = 0.2 - 10 \) MHz frequency, is transmitted, and propagates in the fluid with velocity \( c \). A particle moving at velocity \( v \) in axial direction generates an echo whose frequency, according to the Doppler effect, is affected by the shift:

\[
f_D = 2f_i \frac{v}{c} \cos(\delta) \quad (1)
\]

where \( \delta \) is the angle between the direction of the moving particle and the ultrasound beam [14].

Every PRI, the received echoes are sampled, demodulated in in-phase and quadrature components (I/Q) by multiplying the samples by \( \sin(2\pi f_i t) \) and \( \cos(2\pi f_i t) \), and low-pass filtered. The complex samples are stored along the columns of a matrix. Adjacent columns, from left to right Fig.1, A, collect data corresponding to successive PRIs. The sample frequency is typically between 40 and 100 MHz and about 500 to 8000 samples per PRI are collected.

When the matrix holds enough data (e.g. 128 or 256 columns), the spectral analysis starts. Every row of the matrix, which stores the samples corresponding to the same depth, is processed through windowing, FFT, and power extraction. The resulting spectral matrix is color-coded and displayed. It shows an intuitive representation of the velocity profile of the fluid (Fig.1, B), similar to that used in biomedical echography when investigating blood [11].

The background noise is reduced by applying a threshold to the spectral matrix (Fig.1, C), and, from each row of the denoised data, the Doppler shift \( f_D \) at depth \( d \) is calculated:

\[
f_{Dd} = \frac{1}{PRI} \frac{n_d}{N} \quad \text{where} \quad n_d = \sum_{i=0}^{N-1} i \cdot |C_{d,i}|^2 \sum_{i=0}^{N-1} |C_{d,i}|^2 \quad (2)
\]

\( C_{d,i} \) is the matrix element corresponding to depth \( d \) and FFT bin \( i \), and \( N \) is the number of frequency bins. The flow velocity is finally obtained by substituting \( f_{Dd} \) in (1) for all of the \( n \) depths. An example of flow profile is shown in Fig.1, D.

### B. Basics of rheology assessment

The method employed for the rheology characterization of a fluid can be found in [2][18][19][20]. It is summarized here for reader’s convenience. The first step is the measurement of the pressure drop \( \Delta P \) over a distance \( L \) along the pipe of radius \( R \); and the fluid velocity distribution in radial direction \( \nu(r) \), where \( r \) is the distance from the pipe center \((0 < r < R)\). The shear stress \( \tau(r) \), linear in \( r \), has its maximum at the wall and is null in the pipe center [2]:

\[
\tau(r) = \frac{\Delta P \cdot r}{2 \cdot L \cdot R} \quad (3)
\]

The shear rate \( \dot{\gamma} \) along the radius \( r \) is obtained as the derivative of the flow velocity \( \nu(r) \):

\[
\dot{\gamma}(r) = -\frac{d\nu(r)}{dr} \quad (4)
\]
By combining the previous equations, the shear rate dependent viscosity, \( \eta \), is finally calculated:

\[
\eta(r) = \frac{\tau(r)}{\gamma(r)}
\]

The viscosity \( \eta \) is simultaneously evaluated for the range of shear rate values present in the investigated flow profile, i.e. from \( \dot{\gamma}(r)_{r=0} = 0 \) at pipe centre, to the maximum value at the wall position \( \dot{\gamma}(r)_{r=R} \). In case of yield stress fluids, the yield stress \( \tau_0 \) can be determined from the radial extension of the plug region, i.e. the plug radius \( R^* \) measured from the flow velocity profile:

\[
\tau_0 = \frac{\Delta P \cdot R^*}{2 \cdot L}
\]

### III. THE PUV SYSTEM

#### A. The Electronics

The system is constituted by 2 electronic boards: the Analog Front-End Board (AFEB) and the Digital Signal Processing Board (DSPB). The AFEB is located on top of the DSPB, so that the overall dimensions are limited to 10 × 12 cm. Two transmit (TX) and two receive (RX) channels are available on the system, which can be connected to two separate ultrasound transducers. Although the 2 channels cannot be simultaneously active, this configuration allows the dynamic switching between pitch-catch and single transducer operations. The PUV system is connected to a host, namely an sbrIO 9607 board from National Instruments (Austin, TX). The host configures the system, commands the start of operations, and downloads the measurements. The main features are listed in Tab. I.

#### B. The Analog Front-End Board (AFEB)

The AFEB is detailed in Fig. 2. It includes a complete ultrasound front-end where the TX/RX ultrasound pulses are analog conditioned. During the transmission phase, the differential TX signal, synthesized in the DSPB, is forwarded to the active TX channel (CH1 or CH2 in Fig. 2) through an analog multiplexer controlled by the DSPB. The signal is then processed by a power amplifier realized by 2 linear differential amplifiers with current feedback (LT1210 from Analog Device, Norwood, MA) connected in an H-bridge configuration. Each pair of amplifiers features a low impedance output that can reach 30 Vpp. It is applied to a transformer that raises the voltage up to 80 Vpp and adjusts the impedance to fit the input of the ultrasonic transducer. Under the control of the DSPB, the power amplifiers are enabled (TX_en in Fig. 2) only when the short excitation

![Fig. 2. The AFEB includes the linear power amplifiers and the LNAs/PGAs for 2 TX/RX channels. The multiplexers select the TX and RX channels, which are connected to the DSPB.](image1)

![Fig. 3. The DSPB hosts the analog-to-digital and digital-to-analog converters, the FPGA, the SDRAM for data processing, the power section, and the clock generator. It is connected to the AFEB and the sbrIO host board.](image2)

**TABLE I MAIN FEATURES OF THE PUV SYSTEM**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>TX/RX channels</td>
<td>2, multiplexed</td>
</tr>
<tr>
<td>Dimension</td>
<td>10 × 12 cm</td>
</tr>
<tr>
<td>Power consumption</td>
<td>5 W max</td>
</tr>
<tr>
<td>RX Analog Gain</td>
<td>7 – 55 dB</td>
</tr>
<tr>
<td>TX voltage</td>
<td>10 – 80 Vpp</td>
</tr>
<tr>
<td>2 TX/RX frequency ranges</td>
<td>Low: 0.2 – 3 MHz; High: 1.5 – 7 MHz</td>
</tr>
<tr>
<td>TX burst</td>
<td>Arbitrary waveform</td>
</tr>
<tr>
<td>Internal buffer</td>
<td>64 MB</td>
</tr>
<tr>
<td>Sampling Freq.</td>
<td>100 MHz</td>
</tr>
<tr>
<td>Processing time</td>
<td>42 μs/depth</td>
</tr>
<tr>
<td>Input noise on 50 Ohm</td>
<td>1.5 nV/√Hz</td>
</tr>
<tr>
<td>Data available to host</td>
<td>RF and IQ data, Spectral Matrix, Frequency Profile</td>
</tr>
</tbody>
</table>
bursts should be transmitted. This allows a significant reduction of the noise injected in the sensitive RX channels during the RX phase.

The RX phase starts as soon as the transmission of the excitation pulse ends. Each of the 2 RX inputs is connected to a transformer that adjusts the impedance between the transducer and the low noise amplifier (LNA), integrated in the AD8331 (Analog Devices, Norwood, MA). The device includes also a programmable gain amplifier (PGA). This stage features a 7 – 55 dB gain, controlled by the DSPB through the RX_Gain analog signal (see Fig. 2). A multiplexer selects, from the active RX channel, the signal that is moved to the DSPB for digital conversion. Two interchangeable AFEBs were designed for covering different frequency ranges. The separation AFEB/DSPB allows their easy replacement according to the specific needs.

Since the echoes gathered from the transducer are quite weak (in the range of 10’s of μV to 100 μV), the input noise reduction was a major concern: the LNA section of the board is completely shielded, an 8-layer PCB is used to better isolate the potential sources of noise, the power is locally regenerated through low-dropout regulators and filters, and every non-necessary device is switched down during the RX phase.

C. The Digital Signal Processing Board (DSPB)

The DSPB, sketched in Fig. 3, hosts the analog-to-digital (AD) and digital-to-analog (DA) converters, and the digital devices for the numerical signal processing. The heart of the board is an EP3C25F256 FPGA from the Cyclone family of Altera (Altera Cor., San Jose, CA). It includes an Arbitrary Waveform Generator (AWG) that, during the TX phase, synthesizes the TX pulse with programmable frequency, number of cycles, and apodization window. The pulse is DA converted by an AD9102 (Analog Devices, Norwood, MA) and moved to the AFEB.

During the RX phase, the received signal, conditioned in the AFEB, is AD converted at 100 MHz, 16 bit in an AD9265 (Analog Devices, Norwood, MA). The raw data are collected by the FPGA, where they are processed according to the steps described in Sec. II.A and detailed in Sec. IV.A. A 64 MB SDRAM memory buffer, used for data storing, is connected to the RAM controller in the FPGA through a 200 MB/s bandwidth channel.

The DSPB hosts the power converters for all the electronics of the system. To reduce their switching noise, the FPGA synchronizes their frequency to the PRI phase (see Sec. V.A).

The host connects to the FPGA of the DSPB through a 1 Mb/s UART (for commands and parameters) and a parallel interface working at 10 MB/s (for streaming the processed data). A fast controller [21] implemented in the FPGA, manages the internal TX/RX procedures and data processing according to the programmed parameters.

IV. THE DATA PROCESSING IN FPGA

The FPGA is mainly devoted to the numerical processing of the acquired signal. The basic steps of the processing were discussed in Sec. II.A, the details of FPGA implementation follows.

A. Demodulator

The 16 bit samples acquired from the RX signal are streamed at 100 Msps from the AD converter to the FPGA. They feed the coherent demodulator, whose architecture is shown in Fig. 4, top. Raw data are multiplied by two sin/cos signals synthesized at 16 bit by a DDS, which is programmed to produce the same frequency as the TX pulse. The results of the multiplications, at 32 bit, are processed by two parallel Cascaded Integrator Comb (CIC) filters [15]. Each chain has 4 stages with input/output at 32 bit. The filtered and decimated IQ data are stored in the SDRAM buffer at 32+32 bit per complex sample.

The architecture of each CIC-stage is detailed in Fig. 4, bottom. The input sample, Din, enters a FIFO memory...
controlled by a logic that produces the write (W) and read (R) signals so that the FIFO output is delayed by \( N \) samples with respect to the input. The delayed signal is subtracted from the input and the result is accumulated in ACC (see Fig. 4). According to this logic, the ACC output presents the sum of the Din samples included in a sliding window of \( N \) samples. The 38 bit accumulator allows a word-growth up to 6 bit with respect to the 32 bit input, so that \( N \) in the range 1 – 64 can be applied with no risk of overflow. The sample sequence is decimated by a factor \( K \) in DEC and applied to a barrel shifter that selectively reduces the dynamics from 38 bit back to 32 bit (7 possible positions, selected by \( P \)). The default setting is the most cautious: for example, if \( N = 13 \), a max growth of 4 bit is expected, and the shifter selects bit 36 – 5 from the 38 bit word. The demodulator works in-line at 100 MHz, producing an FFT line in 9 \( \mu \)s. These are loaded in the FFT processor, implemented through 48 bit, is reduced by selecting the most significant 24 bit.

For each CIC-stage, \( i, N, K_i (1 < i < 4) \) are programmed by the host according to the desired frequency mask of the filter.

**B. Multi-gate spectral estimator**

The architecture of the processing chain for the calculation of the spectral matrix implemented in the FPGA is sketched in Fig. 5. The matrix is calculated line-by-line. A block of \( N \) I/Q data, corresponding to the same depth, acquired in adjacent PRIs, is read from the SDRAM. An \( N \)-point Hann window, generated at 16 bit, is applied to the 32 bit I and Q components. The dynamics of the multiplication result, at 48 bit, is reduced by selecting the most significant 24 bit. These are loaded in the FFT processor, implemented through the 13.1 FFT megacore Intellectual Property (IP) by Altera Cor. The processor is configured to accept a 24+24 bit input, and to produce the \( N \)-point complex FFT output in block floating point (BFP) format, i.e. it generates \( N \) values with 24+24 bit mantissa and a common 6 bit exponent (\( S_r, S_i, S \) in Fig. 5, respectively). The calculation of the spectral power is obtained by squaring and summing the mantissas (\( S_r, S_i \)) and doubling the common exponent. The new mantissa and exponent are combined and converted to single precision floating point (FP) format in the BFP-to-FP block. These \( N \) values represent a line of the spectral matrix. Other lines from the same depth, but different PRIs, can be calculated and accumulated in the Line-Acc block (see Fig. 5) for noise reduction. Once a line is produced, the internal logic commands the processing of the next line of the matrix, or, in case the current matrix is completed, the start of a new matrix. The host configures the number of lines to be averaged (accumulated) with parameter \( P_{av} \). The spectral estimator works in-line at 100 MHz, producing an FFT line in 9 \( \mu \)s.

**C. Mean frequency estimator**

This FPGA section, represented in Fig. 6, reduces the background noise by applying a threshold and performs the calculation reported in (2). For each line of the spectral matrix a single value is produced that represents the normalized Doppler shift.

The line of the spectral matrix produced by the spectral estimator is read from the Line-Acc block. The values lower than the \( P_{thr} \) threshold, set by host, are cut to zero in the Thr.DeNoise block. The counter CNT produces the sequence of integers that, multiplied to the line values, produces the numerator of (2). The summation is performed by the FP accumulator N-ACC. The accumulator D-ACC calculates the denominator of (2). Once the \( N \) values of the line are processed and the accumulators are ready, the final division is performed in N/D. This section, working at 100 MHz, needs 3 clock cycles per sample for the accumulations, and 16 cycles for the final division. A 128-point line is thus processed in 400 cycles, i.e. 4 \( \mu \)s.

**V. PUV System Tests and Results**

**A. Noise characterization**

The input noise performance was tested in the worst condition (PGA set for the maximum gain of 55 dB). The input was loaded on 50 Ohm. In this condition, the AD

---

**TABLE II**

<table>
<thead>
<tr>
<th>Parameter Employed in the Ultrasonic Simulation</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>General</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Speed of sound</td>
<td>( c )</td>
<td>1540 m/s</td>
</tr>
<tr>
<td>Sampling Frequency</td>
<td>( f_c )</td>
<td>100 MHz</td>
</tr>
<tr>
<td>Scatterer density</td>
<td></td>
<td>1000/cm(^3)</td>
</tr>
<tr>
<td>Scattering strength distribution</td>
<td></td>
<td>Normal, 1±0.4</td>
</tr>
<tr>
<td>Doppler Angle</td>
<td>( \theta )</td>
<td>60°</td>
</tr>
<tr>
<td>Transducer Radius</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Flow Peak Velocity</td>
<td>( V_p )</td>
<td>0.5 m/s</td>
</tr>
<tr>
<td>Pipe radius</td>
<td>( R )</td>
<td>50 mm</td>
</tr>
<tr>
<td><strong>Transmission</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Frequency</td>
<td>( f_{fs} )</td>
<td>7 MHz</td>
</tr>
<tr>
<td>Transmission cycles</td>
<td>( N )</td>
<td>5</td>
</tr>
<tr>
<td>Apodization window</td>
<td></td>
<td>Tukey</td>
</tr>
<tr>
<td>Pulse Repetition Frequency</td>
<td>( f_{PRF} )</td>
<td>6 kHz</td>
</tr>
<tr>
<td><strong>Noise</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Attenuation</td>
<td></td>
<td>8 dB/cm</td>
</tr>
<tr>
<td>SNR range tested</td>
<td></td>
<td>+20 ↔ -20 dB</td>
</tr>
<tr>
<td>Distribution</td>
<td></td>
<td>Gaussian</td>
</tr>
<tr>
<td>Spectral density</td>
<td></td>
<td>Constant</td>
</tr>
</tbody>
</table>
converter acquired a white noise of 3 mV rms. This noise is generated by the LNA over the input bandwidth of 0.2 – 10 MHz, and is only 2 dB higher than the thermal noise produced by the input resistor (50 Ohm) at 25 °C. Since the AD converter accepts a 2 Vpp signal, the SNR at 55 dB gain is 47 dB. At lower gain, the thermal noise at the AD converter input lowers, and the achievable SNR rises correspondingly. The maximum SNR is limited by the ADC quantization noise generated by the LNA over the input bandwidth of 0.2 – 10 MHz, and is only 2 dB higher than the thermal noise.

The following test was carried out to check the presence of narrow bandwidth noise. The PUV system, set at 55 dB gain, 50 Ohm load at input, was configured for calculating the spectral matrix with a PRI =100 µs. Narrow peaks, about 12 dB higher with respect to the background noise, are clearly visible in Fig. 7, top, which shows a row of the matrix. The test was repeated after synchronizing the power supplies to the PRI start, and results are shown in Fig. 7, bottom.

B. Data processing accuracy

In this test the accuracy of the mathematics of the processing chain integrated in the FPGA (see Sec. IV) has been evaluated. A data set of 600 PRIs was generated in Matlab (The Mathworks, Natick, MA) by using the ultrasound simulator software Field II [16][17] (freely available at http://field-II.dk/). Field II, given the positions of a set of scatterers, the transducer characteristics, and the TX pulse, produces the RF echo data generated in each PRI by the investigated configuration. In this test, a 50 mm diameter pipe, insonated by a piston transducer with 7 MHz bursts, was simulated. The scatterer positions were updated in each PRI to mimic a parabolic flow with 0.5 m/s peak velocity. The details of the employed setting are listed in Tab. II, in general and transmission sections. No noise was added to the RF data in this test. The simulated RF data were quantized at 16 bit and introduced at the input of the FPGA (see ‘From ADC’ in Fig. 4, top). The FPGA was programmed to calculate spectral matrices by accumulating 1 and 8 lines (see Line-Acc in Fig. 5), and to extract the corresponding frequency profiles. The matrices and profiles were saved.

The same RF data used as input to the FPGA were processed in Matlab®, where the FPGA processing chain was replicated in double precision. The matrices and profiles calculated in Matlab® were compared to the corresponding matrices and profiles calculated by the FPGA.

In Fig. 8 the spectral matrices calculated by the FPGA without (left) and with (right) 8-frame averaging, are reported on A panel, while the B panel shows the difference with respect to the Matlab® reference. The matrices, displayed over a 150 dB dynamics, are reported before the application of the threshold. The error generated by the FPGA mathematics is lower than -100 dB. A similar test was performed for the frequency profiles. The profiles calculated by FPGA from the non-averaged (left) and averaged (right) matrices are reported in Fig. 8 C. The difference with respect to the corresponding profiles, calculated in Matlab®, are reported on the last row. The error is in the order of mHz.

C. Input dynamics

This test aims to quantify the dynamics available at the interface between the AD converter and the FPGA. A Gaussian noise was added to the Field II data used in the previous test. The power of the noise raised with increasing
depth, so that an SNR decreasing with a -8 dB/cm rate, and ranging from 20 dB (proximal pipe wall) to -20 dB (distal pipe wall), was generated (see Tab. II, ‘noise’ section). This test signal was processed by the FPGA, and the spectral matrices calculated without averaging and with 8-frame averaging were saved together with the corresponding frequency profiles. Fig. 9 A, reports the spectral matrices color-coded and represented over a 60 dB dynamics, while the frequency profiles are shown in Fig. 9 B (blue line) together with the ideal parabolic profile (red-dashed curve). Fig. 9 C shows the profile errors, i.e. the difference between the calculated and the ideal frequency profile. In this latter panel, the horizontal axis reports the SNR of the RF test signal, which scales linearly, in dB, with the depth.

While the spectral profile is clearly detectable at low depths, it is no more distinguishable from noise starting at a depth that depends on the averaging. In particular, the profile is recovered within a ±1% accuracy for depths lower than 31 and 35 mm in case of non- and 8-frame averaging, respectively (see dashed horizontal lines in central panel). These depth limits correspond to a SNR of −5 dB and −8 dB, respectively (see dashed vertical lines in panel C).

D. FPGA resources and temporal performance

The project was fitted on the EP3C25F25617 FPGA, suitable for the industrial temperature range. Tab. III lists the resources employed by the main sections of the FPGA. For example, the demodulator reported in Fig. 4, requires about 2k LCS, 500 registers, 4 9x9 multipliers and 33 kbit of memory. A single CIC stage, which is part of the demodulator, requires about 500 LCS, 100 registers, no multipliers and 4 kbit of memory (used for the FIFO delay chain, see Sec. IV.A). The spectral and frequency profile estimator refers to the blocks described in Sec. IV.B and IV. C, respectively. The remaining lines of the table detail the requirements of the AD converter interface (AD interface), the SDRAM memory controller (SDRAM controller), the arbitrary waveform transmitter (TX AWG), the module in charge of receiving commands from the host and downloading data (Host Comm), the generator of the timings for the synchronization of the FPGA operations (timing). The last 2 lines report the total resource usage and the percentile with respect to the available resources.

The time closure of the project was achieved for 100 MHz with a 0.117 ns slack. The FPGA processes a line of the spectral matrix with the corresponding frequency profile in 42 µs, so that a frequency profile at, e.g. 1024 depths, is produced at a rate of more than 20 Hz.

E. Test on Industrial Fluid

A non-Newtonian industrial fluid (sludge) with a particle concentration of 26% (w/w) flowed at 360 L/min in a stainless steel pipe with an inner diameter of 48 mm. Single-element, non-invasive ultrasound sensors were installed on the pipe as detailed in [22] and connected to the PUV system. Pressure sensors where installed on the pipe at a distance L = 1 m. The PUV system was configured to transmit 2.5 MHz pulses at PRI = 80 µs, acquire 8192 samples per transmission (to cover the full pipe diameter) and process the data to generate the spectral matrices and the frequency profile. Results were calculated in-line and downloaded to the host.

Fig. 10 shows, on the left, one of the spectral matrices calculated by the system with no averaging, while the corresponding frequency profile is reported on the right. In spite of the high fluid attenuation (about 5 dB/cm), the profile is clearly detected over the entire pipe diameter. The pipe steel
produces an echo that is 30 – 40 dB stronger than the signal reflected from the fluid particles. This produces a typical distortion that makes the profile apparently non-axisymmetric (the far end of the curve does not reach the expected 0 frequency at the distal wall position). The same phenomenon is produced by vessel walls in biomedical applications [23]. The flat shape of the central section of the profile (plug flow) reveals that the investigated fluid exhibits a yield stress. A plug radius of $R^*=10.0$ mm is measured from the profile (see horizontal line in Fig. 10, right) and the corresponding yield stress, calculated with (6), is $\tau_0= 8.0$ Pa. The reference yield stress, measured in laboratory on the same fluid by a stress controlled rheometer, is $\tau_{0\theta} = 8.1$ Pa, thus, in this example, the measurement error was $-1.2\%$.

Fig.11 shows, on top, the shear rate calculated as the derivative of the velocity profile of Fig. 10. In the region where 10 mm < $r$ < 22 mm the shear rate ranges between 0 and 430 s$^{-1}$ (this range is determined by the flow rate). The characterization of the fluid over this range is thus possible through a single measurement. The resulting rheogram, which reports how the shear stress is correlated to the shear rate (see (5)), is shown in the bottom graph. Blue circles are the experimental measurements, while the corresponding regression line is represented in red. The agreement with rotational rheometry data is within $\pm 5\%$.

VI. DISCUSSION AND CONCLUSION

Until now, no practical solution was commercially available for in-line monitoring of non-Newtonian and opaque industrial fluids flowing in process pipes. The PUV system, capable of acquiring data and calculating in real-time the velocity profile, represents an important step forward. The board produces profiles with high spatial and temporal resolution, which, correlated to pressure data, allow a complete rheological characterization of the monitored fluid for the whole range of shear rates present in the flow (see Secs. II, B and V. E).

The PUV system is connected to non-invasive ultrasound sensors, capable of transmitting and receiving the pulses through the stainless steel pipes. A particular coupling technique is employed to produce undistorted pressure field in the pipe lumen [22]. Moreover, since the internal pipe surface is untouched, the flow velocity profile is unaffected by the sensor installation. The PUV system can be used in food or pharmaceutical industries, where hygienic constraints require no contact between the sensors and the products to avoid contamination and to facilitate proper Cleaning In Place (CIP) method.

The complex propagation of the ultrasound wave in some suspensions can produce errors. Nevertheless, the PUV method was proven suitable for a wide range of industrial fluids [24], and, moreover, it allows accurate rheological characterization also in situations where conventional rheometers fail due to shear gap size restrictions [24].

The ultrasound wave is significantly attenuated when propagating across most of the industrial fluid of interest, (see, e.g. the 5 dB/cm attenuation of the sludge fluid in the test reported in Sec. V.E), and the received signal is often limited to few 10’s of $\mu$V. The noise performance limits the kind of fluids that can be investigated and the maximum depth achievable, and thus has a large impact on the industrial usability of the instrument. For this reason, the proposed system includes a state-of-the-art LNA with a thermal noise near the theoretical limit (see Sec. V.A). The switching noise of the power suppliers is another important source of noise. Spread spectrum techniques, typically used to mitigate such a disturb [25], are ineffective in case of Doppler processing. The PUV electronics resynchronizes the switching frequency of the power suppliers with the start of each PRI, thus cancelling any phase difference of the noise among PRIs, like shown in Fig. 7. Moreover, by exploiting the FPGA flexibility, the mathematics involved in each of the processing steps was fine-tuned to the specific application. For example, CIC filters work at fixed-point 38 bit, FFT at 24 bit block-floating point, etc. Thanks to these features, the prototype can detect the velocity profile with an accuracy within $\pm 1\%$ when the input SNR is higher than $-5$ dB, (see Sec. V.C and Fig.11).

The FPGA allows the maximum system compactness and efficiency by integrating in a single chip the data processing, the interface to other board devices like ADCs, DACs, PGA, and the state machines necessary for system managing.
The integrated ultrasound front-end, the real-time processing, the high input dynamics, the noise performance, the full programmability, etc., push the limit of the PUV system well beyond the simple acquisition boards currently used, in particular where the attenuation of ultrasound is a major concern. Further studies can aim to add the on-board capability of auto-tuning a part of the acquisition/processing parameters. This will further ease the installation and make the system adaptable to different conditions without user action.

The PUV board is installed, as an integral part of the Flow-Viz system, in pilot plants of international companies, where it is currently being validated for a wide range of industrial applications.

REFERENCES


Stefano Ricci (M’07–SM’16) received the degree in Electronic Engineering in 1997, and the Ph.D. degree in Electronic Systems Engineering in 2001, from the University of Florence, Italy. Since 2006 he works as researcher at the Information Engineering Department of the University of Florence. His research activities are focused on the development of high performance ultrasonic systems and the development and test of new ultrasound methods for medical and industrial applications. He is author of more than 70 publications in international conferences and journals.

Valentino Meacci (S’16) was born in Empoli, Italy, in 1975. He received a Bachelor’s degree in electronic engineering in 2011 and a Master’s degree in electronic engineering in 2013 from the University of Florence, Italy. He is currently involved in the development of novel ultrasound systems, with focus on electronic system design and highly optimized FPGA firmware.

Beat Birkhofer received the degree in food engineering and the Ph.D. degree from the Swiss Federal Institute of Technology, Zurich, Switzerland. In 2008, he joined Sika Services AG, where he works in the Production Engineering department. His professional activities comprise industrial in-line process monitoring techniques such as Doppler ultrasound for rheometry. He is a member of the scientific committee of the International Symposium on Ultrasonic Doppler Methods for Fluid Engineering (ISUD).

Johan Wiklund received his M.Sc. in Chemical Engineering in 2002 from Chalmers University of Technology, Gothenburg, Sweden and the Ph.D. degree in Engineering in 2007 from Lund University of Technology, Lund, Sweden. Since 2007 he has been working for SP- Technical Research Institute of Sweden as Senior Research Scientist, Flow-Viz Project Manager and Area Leader Ultrasonic Technology, with special focus on the development of Doppler ultrasound technology for industrial in-line process monitoring and control applications. He is a member of the scientific committee of the International Symposium on Ultrasonic Doppler Methods for Fluid Mechanics and Fluid Engineering (ISUD).