

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

FPGA-based Visible Light Communications Instrument for Implementation and Testing of Ultra low Latency Applications

Stefano Ricci, *Senior Member, IEEE*, Stefano Caputo, *Member, IEEE*, Lorenzo Mucchi, *Senior Member, IEEE*

Abstract—Visible Light Communication (VLC) employs the modulation of light energy to establish a data connection at a short range. The end-to-end data latency is a significant concern due to the ever-increasing constraints imposed by new applications and standards like 6G. To enhance data rate and communication distance, researchers are proposing more calculation-demanding modulation/demodulation techniques. However, implementing these techniques in real-time and ultra-low latency environments is challenging. In this paper, the authors propose an open system that integrates a programmable VLC front-end with a robust back-end based on a Field Programmable Gate Array (FPGA) to address this challenge. The front-end can drive LEDs with up to 1 A over a bandwidth of 0.01 – 10 MHz and is programmed via an easy MATLAB interface. With the FPGA framework, users can implement various low-latency VLC applications by modifying a minimal part of the code. The system is demonstrated by implementing two applications: a 1.56 Mb/s link based on chirp coding and a 100 kb/s link based on Manchester modulation that complies with IEEE 802.15.7. In both cases, the bit latency was under 50 μ s, and transmission errors were not detected when the input SNR was greater than 1 and -2 dB, respectively.

Index Terms—Visible Light Communication (VLC), ultra-low latency communications, FPGA developing system, pulse compression, IEEE 802.15.7 standard, Manchester coding.

I. INTRODUCTION

VISIBLE Light Communication (VLC) [1][2] represents an emerging technology for short range wireless data exchange that is currently attracting high interest in the scientific community and in the industry. Although in the last years VLC has been developed at an increasing pace, today it is still far from reaching its maturity. The expectations about the possible VLC role in the communications of near future are high: VLC can contribute to *i)* attenuate the saturation of the radio frequency spectrum [3], *ii)* support Internet-of-Things (IoT) applications [4], *iii)* reduce the energy footprint of communications [5], *iv)* enhance security [6], *v)* work in harsh environments [7], *vi)* enable vehicular communication [10].

The VLC links proposed in literature are typically optimized for getting the best performance in high data rate or high communication distance. For example, in [9] a 550 Mb/s rate was obtained at 60 cm distance with a white phosphorous LED

and the blue filter; on the other hand, in [10] a 50 m link is reported at 19.2 kb/s rate. Both of them employ a simple On-Off Keying (OOK) modulation. A performance improvement can be achieved at the expense of more complex modulation/demodulation approaches: in [11] quaternary-amplitude-shift-keying (4-ASK) modulation allowed a 20-fold performance increase with respect to OOK; in [12] 2.8 Gb/s at 12 cm are obtained with a blue microled and Orthogonal Frequency Division Multiplexing (OFDM) modulation [13]; in [14] wavelength division multiplexing (WDM) applied to a RGB LED allowed 3.4 Gb/s at 10 cm.

Despite both high data rate and large coverage are important features, the trend in next communications standards is to push towards lower and lower end-to-end data latency, i.e., the time that occurs from the message generation at the source to the correct data reception at destination [15]. As an example, in fifth generation (5G) of mobile communication the target is 1 ms [16], while in sixth generation (6G) the ambition is reducing the latency even further to enable services such as information exchange among vehicles [16], autonomous driving [17] or remote tele-operations [18].

In summary, complex modulations/demodulations strategies allow VLC to improve data rate and/or communication distance, but, at the same time, the latency must be maintained as low as possible. Implementing complex algorithms in real-time with low-latency is not a trivial task: for example, a digital quadrature demodulator working with a dataflow of 10 Msps requires hundreds of millions of operations per second (MOPS) [19]. Software Defined Radio (SDR) systems supporting calculation-intensive applications in real-time are available [20][21], but they do not include a programmable VLC front-end. As a consequence, VLC experiments where a real-time link is demonstrated and latency is evaluated are a small minority [22]-[25]; in the most cases data are acquired through a network analyzer and processed off-line in a PC, and latency is ignored.

A. Our Contribution

In this paper we present a FPGA-based system designed to assist in the development of real-time, low-latency VLC

Manuscript received 21/2/23; accepted 16/5/23. This work was partially funded by Tuscany region of Italy within the CAMP project Ricerca Salute 2018 (DD n. 975, 16 January 2020, CUP I58D20000520002), and partially by the European Union under the Italian National Recovery and Resilience Plan (NRRP) of NextGenerationEU, partnership on “Telecommunications of the Future” (PE00000001 - program “RESTART”).

Stefano Ricci, Stefano Caputo and Lorenzo Mucchi are with the Engineering Information Department, University of Florence, Via S. Marta no.3, 50139 Firenze, Italy. (corresponding author: S. Ricci phone: +39 0552758585; e-mail: stefano.ricci@unifi.it)

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

applications. The proposed system includes a programmable VLC front-end with 10 kHz-10 MHz bandwidth capable of driving LEDs with up of 1 A current, and a powerful FPGA capable of 50000 MOPS. The presence of a powerful FPGA, together with a programmable VLC front-end, make the proposed system unique in the current scenario, to the best of authors' knowledge.

The system is designed for maximum ease of use and flexibility: different VLC applications can be deployed on it with a limited effort. This goal is achieved thanks to a programmable FPGA "framework", that acts in the FPGA like an operative system does in a PC; and a MATLAB (The Mathworks, Natick, MA, USA) interface used to set the front-end parameters, like LED current, TX/RX frequencies, etc. The user implements a new application just by adding the desired modulation/demodulation chain and by setting the system parameters through MATLAB, while the framework takes care of all of the low-level hardware tasks. The proposed system extends the well-known model of SDR [20]-[21], by joining the FPGA capabilities to a dedicated and programmable VLC front-end.

The system is demonstrated through 2 examples of ultra-low latency real-time applications. The first example exploits the pulse compression technique, which is widely employed in radar [26], communication [27], and biomedical [28] applications; but it is relatively new in VLC [29]. This example represents a calculation-intensive application that challenges the FPGA capabilities in a 1.56 Mb/s link, and that goes beyond the capability of a simple CPU board. The second example is an implementation of the IEEE 802.15.7 standard about Short-Range Optical Wireless Communications [30]. In this case we

realized a 100 kb/s link based on OOK Manchester [31] modulation and a coherent detector at the reception side. In both experiments the latency is measured; and the performance of the 2 links is assessed by measuring the Packet Error Rate (PER) or Bit Error Rate (BER) in relation to the Signal-to-Noise Ratio (SNR) present at the receiver input. Measurements are then compared to simulations obtained by MATLAB models.

The rest of the paper is organized as follows. Sec. II describes the transmitter, the receiver, and the FPGA framework of the proposed instrument, while Sec. III reports the characterization of the VLC system through measurements. Sec. IV reports the examples of VLC real-time applications and includes the experimental measurements about the latency and the link performances. Finally, Sec. V discusses the work and provides the conclusions.

II. THE PROPOSED INSTRUMENT

A. Overview

The architecture of the proposed system is reported in Fig. 1. It is based on 2 boards: the commercial MAX10 FPGA developing kit from Intel-Altera (Santa Clara, CA, USA), and a custom electronic board coupled through a High-Speed Mezzanine Card (HSMC) connector. The MAX10 developing kit (Fig. 1, left) includes an FPGA of the MAX10DA family and several peripherals. Among the available peripherals, in this work we exploited one of the two Ethernet controllers and the 128 MB buffer of SDRAM. The custom board (Fig. 1, right) integrates the power section and the VLC front-end with the transmitter (TX) and the receiver (RX), sketches in Fig. 1 left on top and bottom, respectively. The power section accepts any voltage from 12 to 30 V and sources all the voltages needed to




Fig. 1. Architecture of the VLC instrument. It is composed by a custom board (right) that integrates the analog front-end; connected to a commercial MAX10 developing kit (left) that integrates a powerful FPGA. A host PC manages the system through an Ethernet link.

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <




Fig. 2. The VLC system is composed by 2 boards: the commercial MAX10 FPGA development kit (visible on the right), connected to a custom electronic board (visible on the left).

the system, included the main 10 V power input to the FPGA board. The power section, based on switching converters, can be synchronized to a signal generated by the FPGA to reduce the effect of the switching noise [32].

The LED and the photodetector are not included in the system, but are connected externally, so that the user can select and test the devices of her/his choice. The Fig. 2 shows a picture of the VLC system, where the 2 boards are visible. Table I summarizes the main features of the VLC instrument.

B. The transmitter front-end

The TX chain, reported on the right of Fig. 1, is composed by a Digital-to-Analog (DA) converter (DAC_1) fed by the FPGA, a preamplifier, and the TX power amplifier. The DA converter (AD9717 by Analog Devices, Wilmington, MA, USA) features 14 bit and works up to 175 Msps, but the actual sampling frequency, CK_T , can be changed through the phase-locked loop (PLL), controlled by the FPGA.

The amplifier works in V-I transimpedance configuration [33], in order to maximize the LED linearity [34] and improve the thermal behavior [35]. It is realized through the LT1210 operational amplifier produced by Analog Devices (Wilmington, MA, USA), typically employed in high-bandwidth power amplifiers [36]. The transmitter supports an output current of up to ± 1 A over a 10 kHz – 10 MHz bandwidth. The amplifier is connected to the LED through a bias tee, which is one of the most employed configurations in VLC applications [37]. In bias tee, the static LED current I_S is provided by a dedicated current source, while the amplifier, coupled through capacitors, adds the modulation current $I_M(t)$. In summary, the current in the LED is:

$$I_S + I_M(t) = I_S + K \cdot v_M(t) \quad (3)$$

where $v_M(t)$ is the voltage signal in input to the non-inverting terminal of the amplifier, and $K = 1/R_{sense}$ is the transimpedance factor. The current source I_S can be regulated up to 1 A through the output of the DAC_2 , which is a slow DA converter, while the modulation current $I_M(t)$ is sourced by the amplifier and is up to ± 1 A.

TABLE I
VLC SYSTEM MAIN FEATURES.

Parameter	Value	Conditions
Input Voltage	12-30 V	
Input Power	5W	LED off
Memory	128 MB	
Static LED current I_S	0-1 A	
Peak LED current $I_S + I_M$	0-2A	
Static LED voltage	6-24 V	
Modulation Index	0-200%	
TX bandwidth	10 kHz – 10 MHz	
RX bandwidth	10 kHz – 10 MHz	30dB Gain
TX DAC	Up to 175 Msps, 14 bit	
RX ADC	Up to 40 Msps, 12 bit	
RX gain range	0; +30dB	
RX input	1 Vpp	0 dB gain
	30mVpp	+30 dB gain
	55 dB	0 dB gain
RX SNR	41 dB	+30 dB gain
Host communication	1 Gb Ethernet	
Data processing device	10M50DAF484 FPGA	

C. The receiver front-end

The RX chain, sketched on the bottom right of Fig. 1, is quite simple and designed to minimize the analog conditioning in favor of the digital processing. The signal from the external photodetector is filtered by a Sallen-Key 2nd order high-pass filter which eliminates most of the effects of the ambient lightening, the slow variation due to ambient flickering, shadows from moving objects, etc. The nominal cut-off frequency is set at 10 kHz, but it can be varied for accommodating different needs by changing the resistor/capacitor values in the filter. A mux (ADG1219 from Analog Devices (Wilmington, MA, USA), controlled by the FPGA, selects the photodetector signal or, alternatively, the voltage read across the R_{sense} resistor present in the transmitter. The mux output feeds a programmable gain amplifier (gain 0-30 dB), set by the FPGA, which tunes the signals to fit the input dynamic of the AD converter. The converter is the AD9629 from Analog Devices (Wilmington, MA, USA) that features 12-bit. It works up to 40 Msps, but the actual frequency, CK_R , can be changed through a PLL. The acquired samples are moved in the FPGA where they are further processed in real-time and/or stored in memory.

D. The FPGA framework

The MAX10DA FPGA includes all the digital sections for the real-time data processing and the managing of the VLC system. The architecture of the FPGA, reported in Fig. 3, is based on a high velocity bus (32 bit @ 100 MHz) that connects several blocks. These include the memory controller (SDRAM CTRL), the Ethernet controller (ETH CTRL) and the transmission and reception First In First Out (FIFO) memories. The Nios II soft processor, which is an intellectual property of Altera-Intel (Santa Clara, CA, USA) acts as master of the bus and accesses the other blocks to set parameters and tune their behavior. While the framework is coded directly in VHDL, the soft processor is programmed in 'C' high level language. The processor employs several Direct Memory Access (DMA) units that quickly move data among the peripherals through the bus. For example, the processor can program a DMA to move a data

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <




Fig. 3. Architecture of the FPGA framework. Different VLC applications are implemented by changing the only TX/RX User Proc blocks.

block from the DDR memory to the TX FIFO, while another block is moved from memory to the Ethernet link. TX and RX FIFOs hold up to 1024 bytes and are accessed through the User Proc blocks. These are optional blocks where the user can add real-time processing to the TX/RX data chains, like, for

example, filters, channel-equalization, modulators/demodulators [19], etc. Two examples are reported in Section IV that show how the user implements the desired applications through these blocks. In the default implementation data from TX FIFO is directly delivered to the transmission DAC, and DATA from ADC is directly moved in RX FIFO, with no processing. The STAT block calculates the statistics of the data packets, the bits correctly/incorrectly received or lost, and the delay between TX and RX data packets: it allows a quick and automatic evaluation of the channel performance. Finally, the HW CTRL block interfaces the FPGA to the several controls and monitors present in the VLC system.

A basic commands interpreter runs in the Nios II processor. It allows the host to manage the VLC system through the Ethernet interface. It is possible, for example, loading and reading data to and from the SDRAM memory, setting parameters and monitoring the board, starting/stopping transmission and reception, etc.

Table II details the resources employed in the FPGA for the framework integration. In particular, it reports the logic cells (LCs), the hardware Digital Signal Processors (DSPs), the M9K memory blocks, and the use of the internal interconnections (CONN). The resources employed (2nd column) are compared to the resource available (3rd column) in the 10M50DAF484, i.e., the FPGA present in this board. The percentages of the employed resources are given in the last column.

TABLE II
FPGA RESOURCES EMPLOYED BY THE FPGA FRAMEWORK.

Resource	Employed	Available	%
LCs	22063	49760	44%
DSPs (8 bit)	12	288	4%
M9K	106	182	58%
PLL	2	4	50%
CONN.	13%	100%	13%

E. MATLAB interface and system programmability

The proposed instrument is intended to facilitate the implementation and test of different VLC applications. Thus, it is essential that the user could easily set the system parameters, upload data to be transmitted, download received data, and monitor the system operations. A simple Graphical User Interface (GUI), developed in MATLAB, runs on the host PC (see Fig. 4) and allows the aforementioned operations. The interface communicates with the VLC board through the Ethernet link by exchanging commands and data through UDP packets. The VLC board is the slave and it takes actions only as the result of the execution of an appropriate command. The FPGA framework delivers the commands to the interpreter which runs in the Nios II processor (see previous section). The interpreter decodes the command, takes the appropriate actions, and acknowledges the host.

A wide set of commands is already coded in the interface and in the interpreter, but the user can easily add other commands to satisfy the needs of a specific application. No modification to the FPGA framework is normally required.




Fig. 4. Graphical interface of the VLC instrument developed in MATLAB. The user start/stop transmission; monitors the system; sets parameters like mean LED current, PGA gain, power, etc.

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <




Fig. 5. Transmitter bandwidth: (a) preamplifier output; (b) power amplifier output.

III. CHARACTERIZATION OF THE VLC INSTRUMENT

A. Transmitter

The VLC system output was connected to the commercial XHP50 LED from Cree Inc. (Durham, NC), a phosphorus 5000K LED produced for ambient lighting. The LED is composed by 4 sub-LEDs connected in series in the substrate for a nominal power of 12V 1.2 A. The DA converter was set for a conversion rate of 75 Msp/s. The LED static current was set to 0.6 A. Two linear chirp excitations were generated in MATLAB. They swept from 10 kHz to 1 MHz and from 100 kHz to 20 MHz, respectively, and lasted 0.2 s each. The amplitude was set to $\frac{1}{4}$ of the maximum, corresponding to $\Delta I = \pm 250$ mA at the LED. Each chirp contained 15 M words at 16 bit, for a total length of 30 MB. The chirps were uploaded in the 128 MB memory of the VLC system. The oscilloscope 3400




Fig. 6. Receiver bandwidth measured with 0 dB gain (blue curve) and +30 dB gain (green curve).

(Rohde & Schwarz, München, Germany) was connected at the output of the pre-amplifier and at the sense resistor (see Fig 1). It was set to acquire the signal at 125 Msp/s with 10 bit resolution.

The data saved from the oscilloscope were moved to MATLAB and processed to assess the transmitter bandwidth. Results are reported in Fig. 5. The preamplifier, reported in panel (a), features a -1 dB and -3 dB bandwidth of 10 and 18 MHz, respectively. The bandwidth at the amplifier output, reported on panel (b), presents a mild overshoot (about 1 dB) in the range 3-9 MHz and features a -3 dB cutoff frequency of 12 MHz.

B. Receiver

The receiver was tested by connecting the VLC system input to the 33250A function generator (Agilent Technologies, Santa Clara, CA). The instrument was programmed to generate a frequency sweep from 1 kHz to 20 MHz in 1 s temporal length. Two measurements were performed: the first with 1 Vpp signal amplitude and the PGA set for 0 dB gain, the second with 30 mV input and the PGA set to +30 dB gain. The signal was acquired by the VLC board with the ADC set at 40 Msp/s. The samples were stored in the VLC SDRAM and then downloaded and processed in MATLAB. Results are reported in Fig. 6: the blue and green curves refer to 0 and +30 dB gain, respectively. The cut-off frequency of the 2nd order high-pass filter is measured at 12.5 kHz. The value slightly differs from the nominal 10 kHz probably due to the tolerance of the resistor/capacitor components. For 0 dB gain the amplitude is flat up to 10 MHz, and slightly reduces up to 20 MHz, which is the Nyquist limit for the 40 Msp/s ADC. When the gain is raised to +30dB the bandwidth reduces to 10.5 MHz.

IV. EXAMPLES OF REAL-TIME VLC APPLICATIONS

This section shows how different VLC applications can be easily deployed in the proposed system, and how their real-time performance can be tested. For each application, the user implements the desired TX and RX chain in the User Proc Blocks in FPGA, and sets the desired parameters through the MATLAB interface.

A. Example 1: VLC link based on chirp-modulation and pulse compression

The data to be transmitted are organized in 24-bit packets that include the 4-bit "1111" preamble, 16-bit of payload, and a 4-bit Cyclic Redundancy Check (CRC). The packets are cued one after the other with no breaks in-between, to obtain a continuous bitstream. The bitstream is coded by transmitting a chirp-like signal every '1' bit, while no chirp is sent for the '0' bit. We used a linear chirp with a frequency range 0.1-1.7 MHz and a temporal duration of 4.48 μ s. Since a new bit is transmitted every 640 ns (corresponding to about 1.56 Mb/s), the final signal is composed by the summation of several overlapped chirps (up to 7) each of which starts in the position of the corresponding '1' bit. The signal has zero-mean, to avoid any perceivable luminosity flickering [38].

The received signal is processed through a matched compressor [26] implemented by correlating the received signal with a replica of the original chirp. The correlation presents a

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <




Fig. 7. Top: Chirp signal of 0.1-1.7MHz bandwidth and 4.8 μ s duration; Centre: coded signal for the sequence “11011010”; Bottom: Signal after pulse compression, a peak is detected for each 1-bit. Vertical dashed lines represent the bit positions.

typical “pulse” for every ‘1’ bits of the original sequence. Received data can be easily recovered by applying an amplitude threshold.

A MATLAB model was coded in double precision mathematics to verify the effectiveness of the coding. Fig. 7, top panel, shows the chirp signal and, in the center panel, an example of coded signal, corresponding to the arbitrary “11011010” bit sequence. Fig. 7, bottom panel, reports the received signal obtained by compressing the aforementioned bit-sequence. As expected, it presents 5 peaks that correspond to the ‘1’ bits in the TX sequence. The peaks can be detected by applying a 0.4 threshold. The MATLAB model was also used




Fig. 8. Logics coded in the TX ‘User Proc’ block in the FPGA that synthesizes the TX signal from the input bitstream.

TABLE III
FPGA RESOURCES REQUIRED BY THE EXAMPLE USER APPLICATIONS.

Resource	TX	RX	TOT	%
Chirp-based example				
LCs	115	442	557	2.7%
DSPs (18x18)	1	6	7	4.9%
M9K	1	4	5	2.7%
IEEE 802.15.17 - based example				
LCs	58	888	946	1.9%
DSPs (18x18)	0	2	2	1.4%
M9K	0	2	2	1.0%

to simulate the performance in terms of PER. Sequences of 1.3 M of packets were generated by adding different levels of Gaussian white noise to simulate SNRs from -15 to 10 dB in 0.5 dB steps. The PER simulated for each SNR was then compared to that measured in experiments (see Result section).

FPGA integration

The application is integrated in the FPGA framework of the VLC instrument (see Fig. 3) by coding the TX/RX User Proc Blocks [29], like described below.

Transmission: The transmitter (see Fig.8) works with a clock of $CK_S=125$ MHz, and synthesizes the TX signal at $CK_T = 12.5$ Msp/s; thus it produces a new sample of the TX signal every 10 clock cycles. The 4.48 μ s chirp (see Fig 7, top) is composed by 56 samples at CK_T rate. These are stored with 14-bit resolution in the Chirp look-up table. The first block (packet payload and CRC on the left of Fig. 8) receives the data from the framework and prepares the packets that are sent to the sequencer. The sequencer calculates the chirp phases and generates the corresponding addresses to the look-up table. The chips are masked according to the ‘0’ or ‘1’ bit (AND gate in Fig.8) and added in the accumulator. The accumulator works at 17 bits; the 14 most significant of which are streamed directly to the transmission DAC one per CK_T clock period.

Reception: The RX User Proc. Module, sketched in Fig.9, receives the data directly from the ADC clocked at $CK_R = CK_T = 12.5$ Msp/s. Samples have 12 bit resolution. Like the transmitter, the receiver works at $CK_S=125$ MHz and has 10 clock cycles to process every input sample. Data flow through a Finite Impulse Response (FIR) filter whose coefficients are obtained by reversing in time the 56 chirp samples (see Fig. 7, top). The FIR is implemented in 6 parallel dedicated DSPs of the FPGA. They produce a calculation power of 1400 MOPs, which is enough for supporting the 56 product/sums per sample required in real-time. The FIR coefficients feature 12 bits, thus the FIR outputs 30 bits, the 14 least significant of which are discarded.

After the FIR, a 40% adaptive threshold (THR in Fig.9) is applied to detect the peaks and eliminate the noise. The SYNC block synchronizes the packet sequence, while BIT SEQ block checks the CRC and extracts the 16-bit payload, which is passed over to the RX FIFO. A bypass can be activated to save, for debug purposes, the output of the filter instead of the decoded sequence.

The top 3 rows of Table III report the FPGA resources employed by this application. Five MK9 memory blocks are

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

needed for the chirp table and the FIR coefficients, while the DSPs are employed in the FIR. The application employs less than the 5% of the available resources.

Board set-up and experiments

In this example application we employed the XHP50 commercial LED lamp referenced above. This lamp, based on phosphorus LEDs, features a 1.8 MHz bandwidth at -3dB, which is suitable to transmit the chirp used in the modulation. In reception we used the PDAPC2 photodetector from Thorlabs Inc. (Newton, NJ), set for 0 dB gain. In this configuration it features 10 MHz of bandwidth. Through the MATLAB interface, we tuned the parameters of the VLC system: the DA and AD converter frequency was set to 12.5 MHz; the static current of the lamp was set to 1 A; the PGA was set for a +30 dB gain. The SDRAM memory of the board was loaded with 1.3 M words of 16 bit, that represented the payload to be transmitted. Table IV, central column, summarizes the features of this application.

The lamp and transducer were placed at 2 m in front of each other. No optical gain was added. The background noise level was measured with the lamp switched on but no modulation. In each experiment 1.3 M packets (i.e. 31.2 Mb) were sent, while the STAT block counted the PER. We performed 31 experiments. With a 40% modulation index we measured SNR = 6 dB at the receiver. In each experiment the TX modulation index was gradually reduced to decrease the SNRs at the receiver until it reached -14 dB.

Results

Latency: We measured the time from the input of a 16-bit payload in the TX Proc Block, to the output of the received payload from the RX Proc block. It was 43.9 μs. This time includes the packet length of 41.6 μs, the time-of-flight (which can be neglected), and the time needed for processing of 2.3 μs only.

PER: Fig.10 reports the PER measured for a SNR ranging between -14 and 6 dB. All the transmitted packets were correctly received for SNR higher than 1 dB, while no packet was detected for SNR < -10 dB.

TABLE IV

MAIN FEATURES OF THE VLC EXAMPLE APPLICATIONS

Parameter	Example 1	Example 2
DAC rate	12.5 Msps	200 ksps
ADC rate	12.5 Msps	10 Msps
System clock	125 MHz	125 MHz
PGA gain	30 dB	30 dB
Coding	Linear Chirp	OOK,
	4.48 μs, 0.1-1.7 MHz	Manchester
Raw bit rate	1.5625 Mb/s	100 kb/s
Bandwidth	~ 1.7 MHz	~ 0.2 MHz
Data Packed	24 bit	No packet
CRC	4 bit sum	No CRC
Lamp	XHP50 (Cree Inc.)	17508 (Philips)
Lamp current	1 A, 12 V	0.3 A, 12 V
Photodetector	PDAPC2 (0 dB)	PDAPC2 (10 dB)
Latency	41.6 μs (per packet)	11.5 μs (per bit)
	2.3 μs for processing	1.5 μs for processing
MOPS	~ 1400	~ 50




Fig. 9. Logics coded in the RX ‘User Proc’ block in the FPGA. It includes a 56-tap FIR that performs the pulse compression, followed by others simpler blocks that recover the bitstream.

B. Example 2: VLC link based on IEEE 802.15.7 protocol

This example implements a link based on OOK Manchester modulation [31] at 100 kb/s compliant to the IEEE 802 Standard for local and metropolitan area networks - Part 15.7: Short-Range Optical Wireless Communications [30]. Data bits are transmitted without being organized in packets. According to Manchester coding, the transmitter produces a transition 0-1 or 1-0 at half of the bit-time, depending on the value of the bit to code; at the receiver the coherent detector synchronizes on the sequence and resolves the bits.

The TX/RX process integrated in FPGA was also duplicated in MATABL by using double precision mathematics. A Manchester modulated bitstream of 1.3 Mb, added with white Gaussian noise, was generated in MATLAB and demodulated. The BER was simulated for different SNRs between -40 and 15 dB.

This model was used as reference to be compared to the BER measured in experiments (see the Result subsection).




Fig. 10. PER simulated (blue curve) and measured (red circles) for the chirp-coding applications for different SNR in input. In each experiment 1.3M packets were transmitted. All packets are received for SNR > 1 dB, no packet is received for SNR < -10 dB.

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

FPGA integration

Similarly to the previous example, the application was integrated in the FPGA framework by modifying only the TX and RX User Proc Blocks, like detailed in Fig 11.

Transmission: The TX FIFO moves the bits to a Manchester encoder. The encoder, depending on the bit value, produces a 1 to 0 or 0 to 1 transition in the middle of the time of bit [31], which, for a 100kb/s rate, is 10 μ s. This is a trivial task in FPGA and deserves no further description. The encoder starts to produce the output immediately after it receives the input bit: its latency is negligible. The encoder output, suitably scaled in amplitude to obtain a 0-mean signal, drives the DA converter at $CK_T = 200$ kHz.

Reception: The input is sampled at $CK_R = 10$ Msps, so each bit is composed by 100 samples. This data flow feeds a 200 sample circular buffer (Sync. Buf. in Fig.11). A logics (Ctr. Logics) selects a 100-sample data set from the buffer from a starting point calculated to maintain the synchronism with the transmitter, like described later in this section. The selected samples are multiplied to sin/cos values and accumulated to produce the phase and quadrature (I/Q) values. The sin/cos values are stored in a table with 12-bit resolution, the multipliers/accumulators work with 31 bits to avoid any possible overflow. A 24-bit divisor followed by an arctangent module (Q/I and \tan^{-1} in Fig. 11) produces the estimate of the bit phase, Φ . The ideal phase Φ , depending on the original bit value, is 90° or -90° : thus the decision block detects the received bit according to the sign of the Q component. The detected phase is then used by the control logics to dynamically align the phases between the receiver and the transmitter. For example, if the receiver has 5° of delay, instead of $\Phi=90^\circ$, a phase $\Phi=85^\circ$ is rather detected. Thus, the control logic anticipates the starting point where the next 100-sample are recovered from the circular buffer of $5^\circ/360^\circ \cdot 100 \approx 1$ sample.

The receiver works with the system clock of $CK_S = 100$ MHz. A bit detection requires 100 cycles for multiplied/accumulator, 25 cycles for the divisor and 10 cycles for the arctan calculation. The FPGA performs about 500 multiplications and summations per bit, corresponding to a total of 50 MOPS.




Fig. 11. Implementation of the IEEE 802.15.7 link in the TX/RX user processing blocks of the FPGA framework.

Table III reports, in the bottom part, the FPGA resources required. In particular, the 2 M9K RAM are employed in the Sync. Buf. and the Sin/Cos table; the 2 DSPs are employed for the phase calculation. The user blocks for this application require less than 2% of the FPGA resources.

Board set-up and experiments

The board was connected to the lamp Philips 17508, certified for automotive applications with standards ECE R87 & CCC (GB23255). It is composed by 9 white LEDs for a total power of 6 W. The photodetector was the PDAPC2 from Thorlabs Inc. (Newton, NJ). The lamp and the photodetector were placed on tripods at 6 m distance and connected to the VLC system (see Fig. 12). Through the MATLAB interface we set a lamp static current of 300 mA, an input gain of 30 dB, a DA and AD converters rate of $CK_T=200$ kpsps and $CK_R=10$ Msps, respectively. Table IV, right-most column, summarizes the features of this application. Before starting the experiments, we measured the input noise with the lamp switched on and without transmission signal. Then, we transmitted 35 arbitrary bursts of 1.3 Mbits each by decreasing the amplitude of the transmitted signal in order to progressively reduce the SNR at the receiver. Each measurement lasted 13 s. For each burst the STAT block of the framework calculates the BER.

Results

Latency: The bit is available at receiver output in less than 11.5 μ s after it is fed in the transmitter. This time includes the bit temporal duration of 10 μ s.

BER: The performance of the link with respect to SNR is reported in Fig. 13. Red circles, interpolated by the black dashed curve, represent the measurements; the blue curve reports the BER simulated by the MATLAB model. No errors ($BER < 7 \cdot 10^{-7}$) were found when SNR at the input was higher than -2 dB. As the SNR decreases the BER rises rapidly until we measured $BER \approx 0.5$ when SNR was less than -35 dB. This results can be compared, for example, to what achieved in [39].




Fig. 12. Experimental set-up. The VLC system, controlled by the MATLAB interface shown on the PC, drives the 17508 lamp. The PDAPC2 detector feeds the signal, visualized by the scope, to the VLC system. The lamp and detector have been moved from the original position for being included in the photo.

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <




Fig. 13. BER simulated (blue curve) and measured (red circles) for the IEEE 802.15.7 application for different input SNRs. In each experiment 1.3 Mb were transmitted. All bits were received correctly for SNR > -2 dB, no bit was received for SNR < -35 dB.

V. DISCUSSION AND CONCLUSION

In this work an instrument designed for the real-time implementation and test of different VLC applications is presented. Among the notable features of the proposed system are: i) the FPGA integrated in the system grants the calculation power needed for the real-time implementation of complex modulations/demodulations methods with low-latency; ii) the dedicated framework, together with a simple user interface, accelerate the development of VLC applications; iii) the programmable VLC front-end makes the system ready-to-use.

The proposed VLC system is optimized for driving relatively high-power LEDs over a bandwidth of up to 10 MHz. These are the typical characteristics required, for example, when the data communication is performed through LEDs simultaneously employed for lighting as well, like in vehicular [10] or indoor applications. Data channels targeted to higher bandwidths [12] would require a modification of the front-end.

We demonstrated the flexibility of the proposed system by showing how it supports 2 very different applications. The first of the two examples requires a high calculation effort, in the order of 1400 MOPS, it exploits a linear modulation where the dynamics of the transmitter/receiver plays an important role, it requires 2 MHz bandwidth and it transmits through a 1 A phosphorus LED. The second is based on a digital OOK modulation and a phase detector at the receiver, it requires a lower bandwidth and it transmits through an automotive 300 mA lamp. Nevertheless, changing the TX/RX chains coded in the TX/RX User Proc Blocks, and tuning the parameters through the MATLAB interface, are the only two operations required for switching the system between the two applications.

The calculation power of the FPGA allows the implementation of complex modulation/demodulation algorithms working with low latency, like shown in the first example of application where a pulse-compressor receiver is

shown to produce its output in 2.3 μ s only. The overall latency measured in the first example was 43.9 μ s, and was referred to a 24-bit packet, while in the second example we measured 11.5 μ s per bit (against a 10 μ s time of bit). These values are compliant with the more severe present and near-future standards, like 5G and 6G [16].

Moreover, the calculation power of the FPGA allows the integration in real-time not only of modulation/demodulation algorithms, but also of error correction strategies [40], encryption algorithms [41], channel equalizers [42], and others.

The performance of the 2 example links was evaluated with respect the SNR present at the input of the board. In both cases we observed that the presence of errors started at similar levels of SNRs, i.e., around 0 dB. However, the first example sustained a 1.56 Mb/s rate, while the second just 100 kb/s. This confirms the effectiveness of the chirp coding in case of low SNR. The PER and BER reported in Fig.10 and Fig. 13 well fit the results simulated in MATLAB, confirming that the complete TX/RX chain of the VLC system works as expected. This includes the analog sections of the transmitter and receiver, and the processing integrated in FPGA. In particular, the electronics noise, the DA and AD quantization noise, and the noise produced by the finite-precision mathematics in FPGA, do not affect the link performance.

Overall, the future of VLC technology is bright, it and offers many exciting possibilities for research and development. As researchers continue to explore the potential of VLC technology, we can expect to see many new applications, improved performance, increased interoperability with other communication technologies, and new standards. Testbeds able to implement the full processing chain of VLC applications in real-time, like the system presented here, are essential to foster the expected technology advancements. In next future we'll probably see the development of new test systems with improved processing capabilities and even better ease of use. For example, with reference to the presented system, we'll create new FPGA reusable code with richer modulation schemes, error correction algorithms, synchronization techniques. This will allow to exploit the VLC system to improve the data rate, the communication distance, to implement full-duplex connections. The presented VLC system is open, it can be easily duplicated on request to be available to other research groups as part of a joint scientific collaboration.

ACKNOWLEDGMENT

The authors wish to thank Dr. Jacopo Catani of the European Laboratory for Non-Linear Spectroscopy (LENS) for his valuable advice for the specifications of the VLC system.

REFERENCES

- [1] L. U. Khan, "Visible light communication: Applications, architecture, standardization and research challenges", *Digital Communications and Networks*, vol. 3, no. 2, pp. 78–88, mag. 2017, doi: 10.1016/j.dcan.2016.07.004.
- [2] S. Rehman, S. Ullah, P. Chong, S. Yongchareon, e D. Kosomny, "Visible Light Communication: A System Perspective—Overview and Challenges", *Sensors*, vol. 19, no. 5, p. 1153, mar. 2019, doi: 10.3390/s19051153.

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <

- [3] M. Kavehrad, "Optical wireless applications: a solution to ease the wireless airwaves spectrum crunch", in *SPIE OPTO*, San Francisco, California, USA, gen. 2013, p. 86450G. doi: 10.1117/12.2001522.
- [4] S. S. Oyewobi, K. Djouani, e A. M. Kurien, "Visible Light Communications for Internet of Things: Prospects and Approaches, Challenges, Solutions and Future Directions", *Technologies*, vol. 10, no. 1, p. 28, feb. 2022, doi: 10.3390/technologies10010028.
- [5] Y. Sun, F. Yang, and L. Cheng, "An Overview of OFDM-Based Visible Light Communication Systems From the Perspective of Energy Efficiency Versus Spectral Efficiency," *IEEE Access*, vol. 6, pp. 60824–60833, 2018, doi: 10.1109/ACCESS.2018.2876148.
- [6] L. Mucchi et al., "Physical-Layer Security in 6G Networks," *IEEE Open J. Commun. Soc.*, vol. 2, pp. 1901–1914, 2021, doi: 10.1109/OJCOMS.2021.3103735.
- [7] M. Pang, G. Shen, X. Yang, K. Zhang, P. Chen, and G. Wang, "Achieving Reliable Underground Positioning With Visible Light," *IEEE Trans. Instrum. Meas.*, vol. 71, pp. 1–15, 2022, doi: 10.1109/TIM.2022.3159975.
- [8] N. Chi, Y. Zhou, Y. Wei, and F. Hu, "Visible Light Communication in 6G: Advances, Challenges, and Prospects," *IEEE Veh. Technol. Mag.*, vol. 15, no. 4, pp. 93–102, Dec. 2020, doi: 10.1109/MVT.2020.3017153.
- [9] H. Li, X. Chen, J. Guo, and H. Chen, "A 550 Mbit/s real-time visible light communication system based on phosphorescent white light LED for practical high-speed low-complexity application," *Opt. Express*, vol. 22, no. 22, p. 27203, Nov. 2014, doi: 10.1364/OE.22.027203.
- [10] T. Nawaz, M. Seminara, S. Caputo, L. Mucchi, F. S. Cataliotti, and J. Catani, "IEEE 802.15.7-Compliant Ultra-Low Latency Relaying VLC System for Safety-Critical ITS," *IEEE Trans. Veh. Technol.*, vol. 68, no. 12, pp. 12040–12051, Dec. 2019, doi: 10.1109/TVT.2019.2948041.
- [11] C. H. Yeh, Y. F. Liu, C. W. Chow, Y. Liu, P. Y. Huang, and H. K. Tsang, "Investigation of 4-ASK modulation with digital filtering to increase 20 times of direct modulation speed of white-light LED visible light communication system," *Opt. Express*, vol. 20, no. 15, p. 16218, Jul. 2012, doi: 10.1364/OE.20.016218.
- [12] Y.-H. Chang et al., "2.805 Gbit/s high-bandwidth phosphor white light visible light communication utilizing an InGaN/GaN semipolar blue micro-LED," *Opt. Express*, vol. 30, no. 10, p. 16938, May 2022, doi: 10.1364/OE.455312.
- [13] R. Alindra, M. O. Fauzan, R. Ramadhan and S. Rahardjo, "Performance Analysis of DCO-OFDM and ACO-OFDM for Visible Light Communication System," *2018 3rd International Seminar on Sensors, Instrumentation, Measurement and Metrology (ISSIMM)*, Depok, Indonesia, 2018, pp. 84-90, doi: 10.1109/ISSIMM.2018.8727737.
- [14] G. Cossu, A. M. Khalid, P. Choudhury, R. Corsini, and E. Ciaramella, "3.4 Gbit/s visible optical wireless transmission based on RGB LED," *Opt. Express*, vol. 20, no. 26, p. B501, Dec. 2012, doi: 10.1364/OE.20.00B501.
- [15] S. A. Mohammed, S. Shirmohammadi, and S. Altamimi, "A Multimodal Deep Learning-Based Distributed Network Latency Measurement System," *IEEE Trans. Instrum. Meas.*, vol. 69, no. 5, pp. 2487–2494, May 2020, doi: 10.1109/TIM.2020.2967877.
- [16] D. Marabissi et al., "Experimental Measurements of a Joint 5G-VLC Communication for Future Vehicular Networks," *JSAN*, vol. 9, no. 3, p. 32, Jul. 2020, doi: 10.3390/jsan9030032.
- [17] D. Fontanelli, "Perception for Autonomous Systems: A Measurement Perspective on Localization and Positioning," *IEEE Instrum. Meas. Mag.*, vol. 25, no. 4, pp. 4–9, Jun. 2022, doi: 10.1109/MIM.2022.9777773.
- [18] Y. Ji and Y. Gong, "Adaptive Control for Dual-Master/Single-Slave Nonlinear Teleoperation Systems With Time-Varying Communication Delays," *IEEE Trans. Instrum. Meas.*, vol. 70, pp. 1–15, 2021, doi: 10.1109/TIM.2021.3075527.
- [19] S. Ricci and V. Meacci, "Data-Adaptive Coherent Demodulator for High Dynamics Pulse-Wave Ultrasound Applications," *Electronics*, vol. 7, no. 12, p. 434, Dec. 2018, doi: 10.3390/electronics7120434.
- [20] J. Mar, Chi-Cheng Kuo, You-Rong Lin, and Ti-Han Lung, "Design of Software-Defined Radio Channel Simulator for Wireless Communications: Case Study With DSRC and UWB Channels," *IEEE Trans. Instrum. Meas.*, vol. 58, no. 8, pp. 2755–2766, Aug. 2009, doi: 10.1109/TIM.2009.2016294.
- [21] R. Martinek, L. Danys, and R. Jaros, "Visible Light Communication System Based on Software Defined Radio: Performance Study of Intelligent Transportation and Indoor Applications," *Electronics*, vol. 8, no. 4, p. 433, Apr. 2019, doi: 10.3390/electronics8040433.
- [22] C.-H. Yeh, Y.-L. Liu, and C.-W. Chow, "Real-time white-light phosphor-LED visible light communication (VLC) with compact size," *Opt. Express*, vol. 21, no. 22, p. 26192, Nov. 2013, doi: 10.1364/OE.21.026192.
- [23] Z. Wei et al., "Real-Time Multi-User Video Optical Wireless Transmission Based on a Parallel Micro-LEDs Bulb," *IEEE Photonics J.*, vol. 13, no. 3, pp. 1–11, Jun. 2021, doi: 10.1109/JPHOT.2021.3075701.
- [24] K. Nakamura, I. Mizukoshi, and M. Hanawa, "Optical wireless transmission of 405 nm, 1.45 Gbit/s optical IM/DD-OFDM signals through a 4.8 m underwater channel," *Opt. Express*, vol. 23, no. 2, p. 1558, Jan. 2015, doi: 10.1364/OE.23.001558.
- [25] P. Wang, C. Li, and Z. Xu, "A Cost-Efficient Real-Time 25 Mb/s System for LED-UOWC: Design, Channel Coding, FPGA Implementation, and Characterization," *J. Lightwave Technol.*, vol. 36, no. 13, pp. 2627–2637, Jul. 2018, doi: 10.1109/JLT.2018.2819985.
- [26] M.R. Ducoff, B.W. Tietjen "Pulse compression in radar" in M. I. Skolnik, Ed., *Radar handbook*, 3rd ed. New York: McGraw-Hill, 2008, ISBN 978-0-07-148547-0.
- [27] A. Moschitta, A. Comuniello, F. Santoni, A. De Angelis, P. Carbone, and M. L. Fravolini, "Statistically efficient simultaneous amplitude measurement of multiple linear chirp signals," *IEEE Trans. Instrum. Meas.*, pp. 1–1, 2021, doi: 10.1109/TIM.2021.3051667.
- [28] A. Ramalli, E. Boni, A. Dallai, F. Guidi, S. Ricci, and P. Tortoli, "Coded Spectral Doppler Imaging: From Simulation to Real-Time Processing," *IEEE Trans. Ultrason., Ferroelect., Freq. Contr.*, vol. 63, no. 11, pp. 1815–1824, Nov. 2016, doi: 10.1109/TUFFC.2016.2573720.
- [29] S. Ricci, S. Caputo, and L. Mucchi, "FPGA-Based Pulse Compressor for Ultra Low Latency Visible Light Communications," *Electronics*, vol. 12, no. 2, p. 364, Jan. 2023, doi: 10.3390/electronics12020364.
- [30] "IEEE Standard for Local and metropolitan area networks--Part 15.7: Short-Range Optical Wireless Communications," in *IEEE Std 802.15.7-2018 (Revision of IEEE Std 802.15.7-2011)*, pp.1-407, 23 April 2019, doi: 10.1109/IEEESTD.2019.8697198.
- [31] R. Forster, "Manchester encoding: opposing definitions resolved," *Engineering Science & Education Journal*, vol. 9, no. 6, pp. 278–280, Dec. 2000, doi: 10.1049/esej:20000609.
- [32] S. Ricci, "Switching Power Suppliers Noise Reduction in Ultrasound Doppler Fluid Measurements," *Electronics*, vol. 8, no. 4, p. 421, Apr. 2019, doi: 10.3390/electronics8040421.
- [33] T. Donsberg, T. Poikonen, and E. Ikonen, "Transconductance Amplifier for Optical Metrology Applications of Light-Emitting Diodes," *IEEE Trans. Instrum. Meas.*, vol. 69, no. 6, pp. 3704–3710, Jun. 2020, doi: 10.1109/TIM.2019.2935596.
- [34] S. Mardanikorani, X. Deng, J.-P. M. G. Linnartz, and A. Khalid, "Compensating Dynamic Nonlinearities in LED Photon Emission to Enhance Optical Wireless Communication," *IEEE Trans. Veh. Technol.*, vol. 70, no. 2, pp. 1317–1331, Feb. 2021, doi: 10.1109/TVT.2021.3050862.
- [35] K. Gorecki and P. Ptak, "New Method of Measurements Transient Thermal Impedance and Radial Power of Power LEDs," *IEEE Trans. Instrum. Meas.*, vol. 69, no. 1, pp. 212–220, Jan. 2020, doi: 10.1109/TIM.2019.2894043.
- [36] S. Ricci and D. Russo, "Linear Ultrasound Transmitter Based on Transducer with Improved Saturation Performance," *Electronics*, vol. 10, no. 2, p. 107, Jan. 2021, doi: 10.3390/electronics10020107.
- [37] X. Deng, K. Arulandu, Y. Wu, S. Mardanikorani, G. Zhou, and J.-P. M. G. Linnartz, "Modeling and Analysis of Transmitter Performance in Visible Light Communications," *IEEE Trans. Veh. Technol.*, vol. 68, no. 3, pp. 2316–2331, Mar. 2019, doi: 10.1109/TVT.2019.2891639.
- [38] M. G. Masi, L. Peretto, and R. Tinarelli, "Flicker Effect Analysis in Human Subjects: New Noninvasive Method for Next-Generation Flickermeter," *IEEE Trans. Instrum. Meas.*, vol. 60, no. 9, pp. 3018–3025, Sep. 2011, doi: 10.1109/TIM.2011.2158147.
- [39] J. Higuera, B. Verge, M. Perálvarez and J. Carreras, "Tuneable and portable lighting system for Visible Light Communications (TP-VLC)," 2015 IEEE International Instrumentation and Measurement Technology Conference (I2MTC) Proceedings, Pisa, Italy, 2015, pp. 91-96, doi: 10.1109/I2MTC.2015.7151246.
- [40] A. Viterbi, "Error bounds for convolutional codes and an asymptotically optimum decoding algorithm," *IEEE Trans. Inform. Theory*, vol. 13, no. 2, pp. 260–269, Apr. 1967, doi: 10.1109/TIT.1967.1054010.
- [41] H. Peng, Z. Wang, S. Han, and Y. Jiang, "Physical Layer Security for MISO NOMA VLC System Under Eavesdropper Collusion," *IEEE Trans. Veh. Technol.*, vol. 70, no. 6, pp. 6249–6254, Jun. 2021, doi: 10.1109/TVT.2021.3078803.
- [42] R. Mitra, F. Miramirkhani, V. Bhatia, and M. Uysal, "Low Complexity Least Minimum Symbol Error Rate Based Post-Distortion for Vehicular VLC," *IEEE Trans. Veh. Technol.*, vol. 69, no. 10, pp. 11800–11810, Oct. 2020, doi: 10.1109/TVT.2020.3018740.

> REPLACE THIS LINE WITH YOUR MANUSCRIPT ID NUMBER (DOUBLE-CLICK HERE TO EDIT) <



Stefano Ricci (M'07-SM'16) received the master's degree in electronic engineering in 1997 and the Ph.D. degree in electronic systems engineering in 2001, both from the University of Florence, Florence, Italy. From 2006 to 2019, he was a Researcher with the Information Engineering Department (DINFO),

University of Florence; since 2019 he has been an Associate Professor. His research activities are focused on the development of high-performance electronics systems and the development and test of new ultrasound methods for medical and industrial applications. He recently contributed to the Visible Light Communication (VLC) research field. He is an author or coauthor of more than 130 publications in international conferences and journals.



Stefano Caputo received the Dr. Eng. Degree (Laurea) in Mechanical Engineering in 2016 and the Ph.D. in Telecommunications Engineering in 2019 from the University of Florence (Italy) where he is currently a Post Doc. His main research areas include theoretical modelling, algorithm design and real measurements, mainly focused on:

physical layer security and light cryptography, sensors and V2V/V2I communication in Automotive field, visible light communications, localization, body area networks, molecular communications.



Lorenzo Mucchi (M'98-SM'12) received the Laurea in telecommunications engineering and the Ph.D. in telecommunications and information society from the University of Florence, Italy, in 1998 and in 2001, respectively. He is an Associate Professor at the University of Florence, Italy. His research

interests involve theory and experimentation of wireless systems and networks including physical-layer security, visible light communications, ultra-wideband techniques, body area networks, and interference management. Dr. Mucchi is serving as an associate editor of IEEE Communications Letter and IEEE Access, and he has been Editor-in-Chief for Elsevier Academic Press. He is member (2013) and chair (2022) of the European Telecommunications Standard Institute (ETSI) Smart Body Area Network (SmartBAN) group and team leader of the special task force 511 (2016) "SmartBAN Performance and Coexistence Verification." He has been lead organizer and general chair of IEEE and EAI international conferences.