This paper presents a new digital architecture designed to acquire and process in parallel large bandwidth signals or bidimensional data. Originally the architecture operates as attached processors to an apparatus based on general CPUs and standard buses (VXI) in an experiment of high energy physics but it's interesting also for general applications.

A hierarchical structure for real time parallel processing / G. Castellini; L. Pierucci; E. Del Re; A.Fort. - ELETTRONICO. - (1990), pp. 1407-1410. (Intervento presentato al convegno EUSIPCO 1990 tenutosi a Barcellona).

A hierarchical structure for real time parallel processing

PIERUCCI, LAURA;DEL RE, ENRICO;
1990

Abstract

This paper presents a new digital architecture designed to acquire and process in parallel large bandwidth signals or bidimensional data. Originally the architecture operates as attached processors to an apparatus based on general CPUs and standard buses (VXI) in an experiment of high energy physics but it's interesting also for general applications.
1990
Proceedings of EUSIPCO 90, 5. European Signal Processing Conference, Volume 1 Volume 1;Volume 5 di Signal processing Editore Elsevier, 1990 Lunghezza 774 pagine Esporta citazione BiBTeX EndNote RefMan
EUSIPCO 1990
Barcellona
G. Castellini; L. Pierucci; E. Del Re; A.Fort
4a - Articolo in atti di congresso
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in FLORE sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificatore per citare o creare un link a questa risorsa: https://hdl.handle.net/2158/385604
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus ND
  • ???jsp.display-item.citation.isi??? 0
social impact